

CLAIMS:

1. A multiple chip module, comprising:
 - a first chip;
 - a second chip located adjacent to said first chip, wherein said second chip is interconnected with said first chip by one or more orthogonal interconnections; and
 - a third chip located diagonal to said first chip, wherein said third chip is interconnected with said first chip by one or more diagonal interconnections, wherein said one or more diagonal interconnections between said first chip and said third chip are interconnected between a first set of pins located on said first chip and a second set of pins located on said third chip, wherein a pattern formed by said first set of pins and said second set of pins is a triangular pattern.
2. The multiple chip module as recited in claim 1, wherein a longest diagonal interconnection is substantially a same length as a second longest diagonal interconnection.
3. The multiple chip module as recited in claim 1, wherein a longest diagonal interconnection is substantially a same length as a longest orthogonal interconnection.

1 4. A method for identifying pin locations to be used for diagonal
2 interconnections in a multi-chip module comprising the steps of:

3 calculating lengths of a plurality of orthogonal interconnections between a
4 first chip and a second chip, wherein said first chip is located adjacent to said second
5 chip;

6 calculating lengths of a plurality of diagonal interconnections between said
7 first chip and a third chip, wherein said first chip is located diagonal to said third
8 chip;

9 receiving an input as to a threshold value, wherein said threshold value is at or
10 below a length of a longest orthogonal interconnection; and

11 tagging with a first value a first particular number of pins of said first chip
12 used for calculating lengths of diagonal interconnections between said first chip and
13 said third chip that are at or below said threshold value, wherein said first particular
14 number of pins tagged with said first value are used for diagonal interconnections.

1 5. The method as recited in claim 4, wherein said plurality of diagonal
2 interconnections between said first chip and said third chip are interconnected
3 between a first set of pins located on said first chip and a second set of pins located on
4 said third chip, wherein a pattern formed by said first set of pins and said second set
5 of pins is a triangular pattern.

1 6. The method as recited in claim 4 further comprising the step of:

2 tagging with a second value a second particular number of pins of said first
3 chip used for calculating lengths of diagonal interconnections between said first chip
4 and said third chip that are above said threshold value.

- 1 7. The method as recited in claim 6, wherein at least a portion of said second
- 2 particular number of pins tagged with said second value are used for orthogonal
- 3 interconnections.

1 8. A computer program product embodied in a machine readable medium for
2 identifying pin locations to be used for diagonal interconnections in a multi-chip
3 module comprising the programming steps of:

4 calculating lengths of a plurality of orthogonal interconnections between a
5 first chip and a second chip, wherein said first chip is located adjacent to said second
6 chip;

7 calculating lengths of a plurality of diagonal interconnections between said
8 first chip and a third chip, wherein said first chip is located diagonal to said third
9 chip;

10 receiving an input as to a threshold value, wherein said threshold value is at or
11 below a length of a longest orthogonal interconnection; and

12 tagging with a first value a first particular number of pins of said first chip
13 used for calculating lengths of diagonal interconnections between said first chip and
14 said third chip that are at or below said threshold value, wherein said first particular
15 number of pins tagged with said first value are used for diagonal interconnections.

1 9. The computer program product as recited in claim 8, wherein said plurality of
2 diagonal interconnections between said first chip and said third chip are
3 interconnected between a first set of pins located on said first chip and a second set of
4 pins located on said third chip, wherein a pattern formed by said first set of pins and
5 said second set of pins is a triangular pattern.

1 10. The computer program product as recited in claim 8 further comprising the
2 programming step of:

3 tagging with a second value a second particular number of pins of said first
4 chip used for calculating lengths of diagonal interconnections between said first chip
5 and said third chip that are above said threshold value.

- 1 11. The computer program product as recited in claim 10, wherein at least a
- 2 portion of said second particular number of pins tagged with said second value are
- 3 used for orthogonal interconnections.

1 12. A system, comprising:

2 a memory unit operable for storing a computer program operable for
3 identifying pin locations to be used for diagonal interconnections in a multi-chip
4 module;

5 a processor coupled to said memory unit, wherein said processor, responsive
6 to said computer program, comprises:

7 circuitry operable for calculating lengths of a plurality of orthogonal
8 interconnections between a first chip and a second chip, wherein said first chip is
9 located adjacent to said second chip;

10 circuitry operable for calculating lengths of a plurality of diagonal
11 interconnections between said first chip and a third chip, wherein said first chip is
12 located diagonal to said third chip;

13 circuitry operable for receiving an input as to a threshold value,
14 wherein said threshold value is at or below a length of a longest orthogonal
15 interconnection; and

16 circuitry operable for tagging with a first value a first particular
17 number of pins of said first chip used for calculating lengths of diagonal
18 interconnections between said first chip and said third chip that are at or below a
19 threshold number, wherein said first particular number of pins tagged with said first
20 value are used for diagonal interconnections.

1 13. The system as recited in claim 12, wherein said plurality of diagonal
2 interconnections between said first chip and said third chip are interconnected
3 between a first set of pins located on said first chip and a second set of pins located on
4 said third chip, wherein a pattern formed by said first set of pins and said second set
5 of pins is a triangular pattern.

1 14. The system as recited in claim 12, wherein said processor further comprises:
2 circuitry operable for tagging with a second value a second particular number
3 of pins of said first chip used for calculating lengths of diagonal interconnections
4 between said first chip and said third chip that are above said threshold value.

1 15. The system as recited in claim 14, wherein at least a portion of said second
2 particular number of pins tagged with said second value are used for orthogonal
3 interconnections.